


MULTI LINE UNIT

DLV 11 J

V 900.610








**Periphere  
Computer Systeme GmbH**

# Vier-Kanal asynchrones, serielles-Interface

Die DLV 11-J dient als Interface zwischen 4 asynchronen, seriellen Kommunikationskanälen und dem Q-Bus im SII Rechner. Es führt Seriell-/Parallel- und Parallel-/Seriell-Datenkonversionen mit je einem universellen asynchronen Empfänger/Sender (UART) pro Kanal durch. Der UART enthält alle Sender- und Empfängerfunktionen. Der Empfänger führt die Seriell-/Parallel-Konversion von 7- oder 8-Bit-Codes durch, die Zeichen erscheinen im Datenpuffer rechtsbündig ohne Start-, Stop- und Paritätsbits. Der Sender führt die Parallel-/Seriell-Konversion der Daten, die vom Q-Bus kommen aus und versieht diese mit Start-, Stop- und Paritätsbits. Die PCS 900610 enthält 16 Device-Register, die vom Programm individuell adressiert werden können.

**PCS 900.610**



Für jeden Kanal (0-3) gibt es die  
Empfangs-Kontroll-/Status-Register (RCSR)  
Empfangsbuffer (RBUF)  
Sende-Kontroll-/Status-Register (XCSR)  
Sendebuffer (XBUF)

## Technische Daten:

- Vier unabhängige serielle Kanäle in einem Bus-Device
- Kompatibilität mit serieller EIA RS-232C und RS-423, AS 422 oder 20 mA Linienstrom (abhängig von Kanalkonfiguration und Kabelauswahl)
- Alle Kanäle können unabhängig voneinander konfiguriert werden:  
intern quartzgesteuerte Baud-Raten:  
150, 300, 600, 1200, 2400, 4800, 9600, 19200 oder 38400 Baud
- extern gesteuerte Baud-Rate

## Zeichenformate:

- 7 oder 8 Datenbits, 1 oder 2 Stopbits, bei Bedarf Parität (ungerade oder gerade)
- Kanal 3 kann der Systemkonsole zugeordnet werden
- Bei Empfang eines „breaks“ auf Kanal 3 kann der Prozessor in den Halt-Mode gehen oder einen Bootstrap durchführen.
- Hard- und Software äquivalent zu vier PCS 900615.

Größe Dual Slot  
Stromversorgung + 5V / 1A  
+ 12V/0,25A  
normierte Busbelastung 1.0 AC, 1.0 DC

## Option

Linienstrom-Pegelwandler für 4 Kanäle.  
Umsetzung von V24 auf 20mA Linienstrom (bis 9600 Baud)





MILTI LINE UNIT

DLV 11 J

D 900.610





Beschreibung siehe:

Microcomputer Interfaces Handbook





DLV11-J

Four Asynchronous Serial Interfaces

900.610

### Allgemeines

Die DLV11-J dient als Schnittstelle zwischen 4 asynchronen, seriellen I/O-Geräten mit V24-Anschluß und dem LSI11-Bus (Q-Bus).

Werden 20 mA Stromschleifen benötigt, so ist ein zusätzlicher Konverter (DLV11-KA) zu installieren.

### Features

- Vier unabhängige serielle Kanäle in einem Bus-Device
- Kompatibilität mit serieller EIA RS-232C und RS-423, AS-422 oder 20 mA Stromschleife (abhängig von Kanalkonfiguration und Kabelauswahl)
- Alle Kanäle können unabhängig voneinander konfiguriert werden:
  - für quarzgesteuerte Baud-Raten:  
150, 300, 600, 1200, 2400, 4800, 9600, 19200 oder 38400 Bits pro Sekunde. Bei Anwendung der DLV11-KA Option sind 110 Bit/s verfügbar
  - für Zeichenformate:  
7 oder 8 Datenbits, 1 oder 2 Stopbits, bei Bedarf Parität (ungerade oder gerade)
- Kanal 3 kann dem Bildschirminterface gewidmet werden.
- Kanal 3 kann bei Empfang eines 'breaks' entweder in den Halt-Mode gehen oder einen Bootstrap durchführen (auch keine Antwort ist möglich).
- Hard- und Softwareäquivalenz mit vier DLV11en





### Spezifikationen

Identifikation	M8043
PCS-Nummer	900.610
Größe	Double Slot
Stromversorgung	+ 5V / 1 A +12V / 0,25A
normierte Busbelastung	1,0 AC, 1,0 DC

### Funktionsbeschreibung

Die DLV11-J dient als Interface zwischen 4 asynchronen, seriellen Kommunikationskanälen und dem Q-Bus. Sie führt Seriell/Parallel- und Parallel/Seriell-Datenkonversionen mit einem universellen asynchronen Empfänger/Sender (UART) pro Kanal durch. Der UART enthält alle Sender- und Empfängerfunktionen. Der Empfänger führt die Seriell/Parallel-Konversion von 7- oder 8-Bit-Codes durch, die Zeichen erscheinen im Datenpuffer rechtsbündig ohne Start-, Stop- und Paritätsbits. Der Sender führt die Parallel/Seriell-Konversion der Daten, die vom LSI11-Bus kommen, aus und versieht diese mit Start-, Stop- und Paritätsbits.





## Register

### Allgemeines

Das folgende Kapitel enthält die für den Programmierer erforderliche Information über die Bedeutung der einzelnen Register und ihrer Bits.

Die DLV11-J enthält 16 Device-Register, die vom Programm individuell adressiert werden können. Für jeden Kanal (0-3) gibt es die Empfangs-Kontroll/Status-Register (RCSR)


Empfangsbuffer	(RBUF)
Sende-Kontroll/Status-Register	(XCSR)
Sendebuffer	(XBUF)

Über die Wire-Wrap-Jumpers läßt sich eine Basisadresse erzeugen. Dies ist das RCSR im Kanal 0.


Bild 1 zeigt das Format der Device-Adresse sowie das Vektorformat.







Kanal-Wahl:	Adresse	Kanal	Register-Wahl:	Adresse	Register
	00	0		00	RCSR
	01	1		01	RBUF
	10	2		10	XCSR
	11	3		11	XBUF



STANDARD = 1

XZU1 = 1

XZU0 = 0 mit Konsole

keine Verb. = 0 ohne Konsole

Bild 1

1. The first part of the paper is devoted to a discussion of the general principles of the theory of the structure of the atom.

2. In the second part, we shall consider the question of the influence of the external magnetic field on the structure of the atom.

3. The third part of the paper is devoted to a discussion of the question of the influence of the external electric field on the structure of the atom.

4. In the fourth part, we shall consider the question of the influence of the external magnetic field on the structure of the atom.

5. The fifth part of the paper is devoted to a discussion of the question of the influence of the external electric field on the structure of the atom.



Die verbleibenden Device-Adressen folgen in 16 aufeinanderfolgenden Wortadressen. Es ist jedoch möglich, die letzten vier Adressen (Kanal 3) unabhängig dem Bildschirmterminal zuzuordnen. In diesem Falle wird die Adresse 177560-177566 sein. Soll ein Bildschirm betrieben werden, so muß die Device-Basis-Adresse eine der folgenden sein:

176500, 176540, 177500

Bild 2 zeigt die allgemeine Adreßbelegung,  
Bild 3 die Standardadressen.

Adresse	Device-Register	zugeordneter Vektor
	Kanal 0	
Basis-Adresse (BA)	RCSR	Basis-Vektor (BV)
BA+2	RBUF	
BA+4	XCSR	BV+4
BA+6	XBUF	
	Kanal 1	
BA+10	RCSR	BV+10
BA+12	RBUF	
BA+14	XCSR	BV+14
BA+16	XBUF	
	Kanal 2	
BA+20	RCSR	BV+20
BA+22	RBUF	
BA+24	XCSR	BV+22
BA+26	XBUF	
	Kanal 3	
177560	RCSR	60
177562	RBUF	} Konsole
177564	XCSR	
177566	XBUF	





Adresse	Register	Vektor	
176500	RCSR	300	Kanal 0
176502	RBUF		
176504	XCSR	304	
176506	XBUF		
176510	RCSR	310	Kanal 1
176512	RBUF		
176514	XCSR	314	
176516	XBUF		
176520	RCSR	320	Kanal 2
176522	RBUF		
176524	XCSR	324	
176526	XBUF		
176560	RCSR	60	Kanal 3
176562	RBUF		
176564	XCSR	64	
176566	XBUF		


Bild 3





Es gibt 4 Wortformate, eines für jedes Device-Register innerhalb eines Kanals, die im folgenden beschrieben sind.

### Receive Control/Status-Register




Bit	Beschreibung
8/15	Nicht benötigt. Beim Schreiben = Ø
7	Receiver Done. Wird gesetzt, wenn ein vollständiges Zeichen empfangen wurde und für die Eingabe in den Prozessor bereit ist. Das Bit wird automatisch gelöscht, wenn RBUF gelesen wird, BINITL angelegt wird oder das Bit Reader Enable gesetzt ist. Read Only Bit. Wenn das Bit 6 des RCSR gesetzt ist, bewirkt das Setzen des Bits 7 den Einsprung in eine Interrupt-Sequenz.
6	Receiver Interrupt Enable. Wird unter Programmkontrolle im Falle einer Receiver Interrupt Anforderung gesetzt (wenn ein Zeichen zur Übertragung in den Prozessor bereit ist). Wird gelöscht durch das Programm oder durch BINIT. Read/Write Bit.
1-5	Nicht benötigt. Beim Lesen = Ø
Ø	Reader Enable. Indem man dieses Bit setzt, geht der Lochstreifenleser am LT33-Terminal um ein Zeichen weiter. Durch das Setzen wird das Done-Bit (Bit 7) gelöscht. Write Only Bit.

Die Benutzung dieses Bits setzt das Vorhandensein der DLV11-KA-Option voraus.





## Receive Buffer



Bit	Beschreibung
15	Channel Error Status. Logisches 'OR' aus Bit 14,13 und 12. Read Only Bit.
14	Overrun Error. Wenn dieses Bit gesetzt ist, wird angezeigt, daß das Lesen eines Datums vor dem Senden eines neuen nicht beendet wurde. Wird durch BINIT gelöscht. Read Only Bit.
13	Framing Error. Das gesetzte Bit zeigt beim gelesenen Zeichen ein ungültiges Stop-Bit an. Wird durch BINIT gelöscht. Read Only Bit.
12	Parity Error. Die empfangene Parität stimmt nicht mit der erwarteten überein, wenn dieses Bit gesetzt ist. Falls das Device ohne Parität betrieben wird, ist dieses Read Only Bit immer Ø.
8-11	Nicht benötigt. Beim Lesen = Ø
Ø-7	Daten-Bits. Enthält 7 oder 8 Bits rechtsbündig. Read Only Bits.

Page 1 of 2

1. Introduction  
The purpose of this study is to investigate the effects of various factors on the growth of plants. The study was conducted over a period of six weeks, during which time the plants were observed and measured at regular intervals. The results of the study are presented in the following sections.


2. Materials and Methods  
The study was conducted using a controlled environment. The plants were grown in pots, and the soil was kept at a constant temperature. The plants were watered regularly, and the amount of water was recorded. The plants were exposed to different levels of light, and the amount of light was recorded. The plants were measured at regular intervals, and the results were recorded. The data was then analyzed using statistical methods.

3. Results  
The results of the study show that the growth of the plants was significantly affected by the amount of light and the amount of water. The plants that received more light and more water grew faster than the plants that received less light and less water. The results also show that the growth of the plants was not significantly affected by the temperature of the soil.

4. Conclusion  
The study concludes that the growth of plants is significantly affected by the amount of light and the amount of water. The results of the study suggest that plants should be grown in a controlled environment with a constant temperature, and that the amount of light and the amount of water should be carefully monitored.



## Transmit Control/Status-Register



Bit	Beschreibung
8-15	Nicht benötigt. Beim Lesen = Ø
7	Transmit Ready. Wird gesetzt, wenn XBUF leer ist und ein neues Zeichen übertragen werden kann. Es wird ebenfalls durch INIT während einer Power-Up-Sequenz oder während einer Reset-Instruction gesetzt. Read Only Bit. Wenn das Transmitter Interrupt Enable Bit (Bit 6) gesetzt ist, bewirkt das Setzen des Transmit Ready Bits eine Interrupt-Sequenz.
6	Transmit Interrupt Enable. Wenn es erforderlich wird, eine Transmit Interrupt Anforderung zu generieren, wird dieses Bit unter Programmkontrolle gesetzt. Während Power-Up oder Init-Function wird dieses Bit gelöscht. Read/Write Bit.
1-5	Nicht benötigt. Beim Lesen = Ø
Ø	Transmit Break. Wird unter Programmkontrolle gesetzt oder gelöscht. Wenn es gesetzt ist, wird eine zusammenhängende Leerzeichenkette übertragen. Transmit Done und Transmit Interrupt können jedoch weiter benutzt werden. Im gelöschten Zustand kann eine normale Zeichenübertragung stattfinden. Wird durch BINIT gelöscht. Read/Write Bit.





## Einstellungen

Das folgende Kapitel beschreibt, wie der Anwender das Modul entsprechend seinem System und seiner Anwendung einstellen kann. Register-Adressen, Vektor, Übertragungs- und Interface-Funktionen sind durch Brücken einstellbar. Die Standard-adreß- und Vektoreinstellung enthält nachfolgende Tabelle, ebenso die der Brücken und deren Position.





Best.-Nr.	Bed.	Stellung	Std.	Anw.	Bed.	Stellung	Std.	Anw.	Bed.	Stellung	Std.	Anw.
A12	5	X-0	X		A6	R	X		C1	Konsol auf	X-0	X
A11	5	X-1	X		A5	X-0	X		C2	CH3	X-1	X
A10	5	X-1	X		V7	R	X		Break	Rech.	X-1	X
A9	5	X-0	X		V6	R	X		CH 3	300	X-1	X
A8	5	X-1	X		V5	X-0	X		R10	Impulsformung	X-1	X
A7	5	R	X		M	R	X		R23	bei 124 je nach Band-Rate (Tabelle)	X-1	X


Std.-Adr: 177500 Anw.-Adr: Std.-Vec 300 Anw.-Vec.

Tabelle für  
R10 (CH0+1)  
R23 (CH2+3)

1 MΩ
820 kΩ
430 kΩ
200 kΩ
120 kΩ
51 kΩ
22 kΩ

Einstellung je Kanal												
0			1			2			3			
Best.-Nr.	Bedeutung	Stellung	Std.	Anw.	Stellung	Std.	Anw.	Stellung	Std.	Anw.	Std.	Anw.
150 kΩ	bd	0-U			1-U			2-U				3-U
300 kΩ	bd	0-T			1-T			2-T				3-T
600 kΩ	bd	0-V			1-V			2-V				3-V
1,2 kΩ	kΩ	0-W			1-W			2-W				3-W
2,4 kΩ	kΩ	0-Y			1-Y			2-Y				3-Y
4,8 kΩ	kΩ	0-L			1-L			2-L				3-L
9,6 kΩ	kΩ	0-N			1-N	X		2-N	X			3-N
19,2 kΩ	kΩ	0-K			1-K			2-K				3-K
38,4 kΩ	kΩ	0-Z			1-Z			2-Z				3-Z
D	7 Datens	X-0			X-0			X-0				X-0
S	8 Datens	X-1	X		X-1	X		X-1	X			X-1
	1 Stop Bit	X-0			X-0			X-0				X-0
P	2 Stop Bits	X-1	X		X-1	X		X-1	X			X-1
	Parity enable	X-0			X-0			X-0				X-0
	Parity inhibit	X-1	X		X-1	X		X-1	X			X-1
E	Odd Parity	X-0			X-0			X-0				X-0
	Even Parity	X-1	X		X-1	X		X-1	X			X-1
M+N	EA R3422	X-2			X-2			X-2				X-2
TERM	100Ω	100Ω			100Ω			100Ω				100Ω
M+N	V24	X-3			X-3			X-3				X-3
M	20mA	X-3	X		X-3	X		X-3	X			X-3
N	mit 800.641	X-R	X		X-R	X		X-R	X			X-R

R = entfernt  
J = eingesetzt



Standard		Änderung	
78	21.11.77	78	21.11.77
79	21.11.77	79	21.11.77
80	21.11.77	80	21.11.77
81	21.11.77	81	21.11.77
82	21.11.77	82	21.11.77
83	21.11.77	83	21.11.77
84	21.11.77	84	21.11.77
85	21.11.77	85	21.11.77
86	21.11.77	86	21.11.77
87	21.11.77	87	21.11.77
88	21.11.77	88	21.11.77
89	21.11.77	89	21.11.77
90	21.11.77	90	21.11.77
91	21.11.77	91	21.11.77
92	21.11.77	92	21.11.77
93	21.11.77	93	21.11.77
94	21.11.77	94	21.11.77
95	21.11.77	95	21.11.77
96	21.11.77	96	21.11.77
97	21.11.77	97	21.11.77
98	21.11.77	98	21.11.77
99	21.11.77	99	21.11.77
100	21.11.77	100	21.11.77
101	21.11.77	101	21.11.77
102	21.11.77	102	21.11.77
103	21.11.77	103	21.11.77
104	21.11.77	104	21.11.77
105	21.11.77	105	21.11.77
106	21.11.77	106	21.11.77
107	21.11.77	107	21.11.77
108	21.11.77	108	21.11.77
109	21.11.77	109	21.11.77
110	21.11.77	110	21.11.77
111	21.11.77	111	21.11.77
112	21.11.77	112	21.11.77
113	21.11.77	113	21.11.77
114	21.11.77	114	21.11.77
115	21.11.77	115	21.11.77
116	21.11.77	116	21.11.77
117	21.11.77	117	21.11.77
118	21.11.77	118	21.11.77
119	21.11.77	119	21.11.77
120	21.11.77	120	21.11.77
121	21.11.77	121	21.11.77
122	21.11.77	122	21.11.77
123	21.11.77	123	21.11.77
124	21.11.77	124	21.11.77
125	21.11.77	125	21.11.77
126	21.11.77	126	21.11.77
127	21.11.77	127	21.11.77
128	21.11.77	128	21.11.77
129	21.11.77	129	21.11.77
130	21.11.77	130	21.11.77
131	21.11.77	131	21.11.77
132	21.11.77	132	21.11.77
133	21.11.77	133	21.11.77
134	21.11.77	134	21.11.77
135	21.11.77	135	21.11.77
136	21.11.77	136	21.11.77
137	21.11.77	137	21.11.77
138	21.11.77	138	21.11.77
139	21.11.77	139	21.11.77
140	21.11.77	140	21.11.77
141	21.11.77	141	21.11.77
142	21.11.77	142	21.11.77
143	21.11.77	143	21.11.77
144	21.11.77	144	21.11.77
145	21.11.77	145	21.11.77
146	21.11.77	146	21.11.77
147	21.11.77	147	21.11.77
148	21.11.77	148	21.11.77
149	21.11.77	149	21.11.77
150	21.11.77	150	21.11.77
151	21.11.77	151	21.11.77
152	21.11.77	152	21.11.77
153	21.11.77	153	21.11.77
154	21.11.77	154	21.11.77
155	21.11.77	155	21.11.77
156	21.11.77	156	21.11.77
157	21.11.77	157	21.11.77
158	21.11.77	158	21.11.77
159	21.11.77	159	21.11.77
160	21.11.77	160	21.11.77
161	21.11.77	161	21.11.77
162	21.11.77	162	21.11.77
163	21.11.77	163	21.11.77
164	21.11.77	164	21.11.77
165	21.11.77	165	21.11.77
166	21.11.77	166	21.11.77
167	21.11.77	167	21.11.77
168	21.11.77	168	21.11.77
169	21.11.77	169	21.11.77
170	21.11.77	170	21.11.77
171	21.11.77	171	21.11.77
172	21.11.77	172	21.11.77
173	21.11.77	173	21.11.77
174	21.11.77	174	21.11.77
175	21.11.77	175	21.11.77
176	21.11.77	176	21.11.77
177	21.11.77	177	21.11.77
178	21.11.77	178	21.11.77
179	21.11.77	179	21.11.77
180	21.11.77	180	21.11.77
181	21.11.77	181	21.11.77
182	21.11.77	182	21.11.77
183	21.11.77	183	21.11.77
184	21.11.77	184	21.11.77
185	21.11.77	185	21.11.77
186	21.11.77	186	21.11.77
187	21.11.77	187	21.11.77
188	21.11.77	188	21.11.77
189	21.11.77	189	21.11.77
190	21.11.77	190	21.11.77
191	21.11.77	191	21.11.77
192	21.11.77	192	21.11.77
193	21.11.77	193	21.11.77
194	21.11.77	194	21.11.77
195	21.11.77	195	21.11.77
196	21.11.77	196	21.11.77
197	21.11.77	197	21.11.77
198	21.11.77	198	21.11.77
199	21.11.77	199	21.11.77
200	21.11.77	200	21.11.77





## UART-Funktionen

Die Funktion des UARTs (universeller asynchroner Empfänger und Sender) werden durch die Brücken D, S, P und E eingestellt - gemäß folgender Tabelle.

Bezeichnung	Kanal Parameter	X ZU 0	X ZU 1	Bemerkungen
D	Nr. Datenbits	7	8	LSB zuerst übertragen
S	Nr. Stopbits	1	2	
P	Parität	Parität	keine	Nur wenn P = 0
E	gerade Parität	Ungerade erwartet	Gerade erwartet	

Die Baud-Rate wird folgendermaßen eingestellt.

Bezeichnung	Baud-Rate	Brücke
U	150	nach 0, 1, 2, 3 (0, 1, 2, 3 = Kanäle)
T	300	"
V	600	"
W	1 200	"
Y	2 400	"
L	4 800	"
N	9 600	"
K	19 200	"
Z	38 400	"

Zur Einstellung der Signalform bei den verschiedenen Baud-Raten sind folgende Widerstände nötig:

38,4 KB	22 K	R10 für CH0 und CH1
19,2 KB	51 K	
9,6 KB	120 K	
4,8 KB	200 K	
2,4 KB	430 K	
1,2 KB	820 K	
600 KB	1 M	R23 für CH2 und CH3
300 KB	1 M	
150 KB	1 M	
110 KB	1 M	





Bei Benutzung des Kanals 3 als Konsolenkanal läßt sich ein 'Break' folgendermaßen verarbeiten:

Boot	Brücke X nach B
Halt	Brücke X nach H
keine Antwort	keine Brücke

### Schnittstellenfunktionen


Die Art der seriellen Schnittstelle wird durch die folgende Tabelle bestimmt:

Brücke	EIA RS-422	EIA RS-232C, RS-423	20mA Stromschleife mit DLV11-KA
MØ-3	X nach 2	X nach 3	X nach 3
NØ-3	X nach 2	X nach 3	X nach R
Anschluß Wider- stand (einer pro Kanal)	100 1/4W		
Signal- formung (einer pro Paar)		nach obiger Tabelle	
Fuse 1			1,0 A Pico Fuse

Bild 4 zeigt das Schlatbild eines typischen Interfaces.








#### NOTES

- ① R<sub>X</sub> IS INSTALLED WHEN CHANNEL IS CONFIGURED FOR EIA RS 422 OPERATION (100 Ω, 1/4 W NON WIPE WOUND)  
R30: CHANNEL 0  
R31: CHANNEL 1  
R32: CHANNEL 2  
R33: CHANNEL 3
- ② R<sub>Y</sub> IS CHOSEN FOR PROPER SLEW RATE WHEN CHANNEL IS CONFIGURED FOR EIA RS 232C/RS 423 OPERATION  
R10 SETS SLEW RATE FOR CHANNELS 0 AND 1  
R23 SETS SLEW RATE FOR CHANNELS 2 AND 3




















K3: ADDRESS LATCH AND REGISTER LOGIC

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
K3: ADDRESS LATCH AND REGISTER LOGIC																																																																																																			






















































ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE		SUBJECT	
DEVIL-F ENGINEERING SPECIFICATION			
10.0 ENVIRONMENTAL REQUIREMENTS			
10.1 Ambient Temp			
Operating	50C to 600C (400F to 1100F)		
Non-Operating	-100C to 800C (-400F to 1760F)		
10.2 Humidity			
Operating	10% to 95%, Max wet bulb 320C (900F) and Min dew point 20C (360F)		
Non-Operating	5% to 95%		
10.3 Altitude			
Operating	2.4km (8,000 ft)		
Non-Operating	9.1km (30,000 ft)		

SIZE CODE  
 A

NUMBER  
 1-11

REV  
 1

SHEET 55 OF 55





ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DEVLII-F ENGINEERING SPECIFICATION			
<p>contains a crystal oscillator which is connected to a dual band rate generator which provides appropriate clock signals to the UART. A separate clock is available for the transmitter for split speed operation.</p>			
<p><b>8.2.7 -12V Charge Pump</b></p> <p>This circuit provides the -12 volts needed by the UART, the driver (1498) and the PDP RUN current loop. The maximum current supplied by this -12V charge pump is 40mA.</p>			
<p><b>8.2.8 Reader Run Circuit</b></p> <p>The Reader Run Circuit is used to advance the paper tape reader in the DDC modified TTY units. This is performed by setting bit 5 of the RCSR to a 1. The Reader Run Circuit then will advance the paper tape one position and serial data will start to be received from the TTY. The start bit of this serial data is used by the Reader Run Circuit to automatically reset the internal bit 5 flip-flop.</p>			
<p><b>8.2.9 DDC Interface</b></p> <p>This circuit converts TTL level serial data to standard 20mA Current Loop Serial Data and vice versa. This circuit allows direct connection to DDC's LA36, VT52, etc. and to the DDC modified TTY. Both the receiver and transmitter may operate in either the active or passive mode.</p>			
<p><b>8.2.10 EIA Interface</b></p> <p>This interface provides the proper level converters for serial data for connection to EIA terminals such as the VT56 or the model 17 TTY through a null modem. (See EIA standard RS-232-C).</p> <p>This circuit asserts EIA Data Terminal Ready, EIA Request to Send signals to the ON position, thus making it possible for the DEVLII-F to interface to the Model 1042 datagram which will automatically answer incoming calls. This type of connection, however, does not provide for properly terminating the call.</p> <p>EIA FORCE BUSY signal is also strapped ON for use with the model 1075 modem.</p>			
SIZE	CODE	NUMBER	REV
A	15	DEVII-F	1

DEC FORM NO. EN-61072 (REV. 10-7-73)  
DPA 109

SHEET 21 OF 22

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DEVLII-F ENGINEERING SPECIFICATION			
<p><b>9.0 TIMING DIAGRAMS</b></p> <p>In the following timing diagrams, signals are referenced from the output of the bus receiver to the input of the bus driver.</p>			
<p><b>9.1 DAT Bus Cycle Timing</b></p>			
SIZE	CODE	NUMBER	REV
A	15	DEVII-F	1

DEC FORM NO. EN-61072 (REV. 10-7-73)  
DPA 109

SHEET 22 OF 22

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DEVLII-F			
<p><b>9.2 DAT or DAT08 Bus Cycle</b></p>			
SIZE	CODE	NUMBER	REV
A	15	DEVII-F	1

DEC FORM NO. EN-61072 (REV. 10-7-73)  
DPA 109

SHEET 23 OF 22

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DEVLII-F ENGINEERING SPECIFICATION			
<p><b>9.3 Interrupt Timing</b></p>			
SIZE	CODE	NUMBER	REV
A	15	DEVII-F	1

DEC FORM NO. EN-61072 (REV. 10-7-73)  
DPA 109

SHEET 24 OF 22






ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DLV11-F ENGINEERING SPECIFICATION			
Bit	Label	Meaning and Operation	
1	RESERVED	Not applicable. Read as 0s.	
0	BREAK	When set, transmits a continuous space to the external device. Read/write bits cleared by INIT.	
7.1.4 Transmitter Buffer Register			
FIGURE 5 TRANSMITTER BUFFER REGISTER (TDR) - BIT ASSIGNMENTS			
Bit	Label	Meaning and Operation	
15-8	RESERVED	Not applicable. Undefined when read.	
7-0	TRANSMITTER DATA BUFFER	Holds the character to be transferred to the external device. If less than eight bits are used, the character must be loaded so that it is right justified into the least significant bits. Write only bits. Undefined when read.	
7.2 INTERRUPTS			
<p>The DLV11-F has two interrupt channels: one for the receiver section and one for the transmitter section. These two channels operate independently; however, if simultaneous interrupt requests occur, the receiver has priority.</p> <p>A transmitter interrupt can occur only if the interrupt enable bit (XMIT INT ENB) in the transmitter status register is set. With XMIT INT ENB set, setting the transmitter ready (XMIT RDY) bit initiates an interrupt request. When XMIT RDY is set, it indicates that the transmitter buffer is empty and ready to accept another character from the bus for transfer to the external device.</p>			
SIZE	CODE	NUMBER	REV
A	1	DLV11-F-2	1
SHEET 17 OF 25			

DEC FORM NO. 41-11222 (REV. 10-70)  
DPA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DLV11-F ENGINEERING SPECIFICATION			
<p>A receiver data interrupt can occur only if the interrupt enable (RCVR INT ENB) bit in the receiver status register is set. With RCVR INT ENB set, setting the receiver done (RCVR DONE) bit initiates an interrupt request. When RCVR DONE is set, it indicates that an entire character has been received and is ready for transfer to the bus.</p>			
7.3 Timing Considerations			
<p>When programming the DLV11-F Asynchronous Line Interface, it is important to consider timing of certain functions in order to use the system in the most efficient manner. Timing considerations for the receiver, transmitter and break generation logic are discussed in the following paragraphs.</p>			
7.3.1 Receiver			
<p>The RCVR DONE flag (bit 7 in the RISH) sets when the Universal Asynchronous Receiver/Transmitter (UART) has assembled a full character. This occurs at the middle of the first STOP bit. Because the UART is double buffered, data remains valid until the next character is received and assembled. This permits one full character time for servicing the RCVR DONE flag.</p>			
7.3.2 Transmitter			
<p>The transmitter section of the UART is also double buffered. The XMIT RDY flag (bit 7 in the XCHSP) is set after initialization, when the buffer (XCHSP) is loaded with the first character from the bus; the flag clears but then sets again within a fraction of a bit time. A second character can then be loaded, which clears the flag again. The flag then remains cleared for nearly one full character time.</p>			
7.3.3 Break Generation Logic			
<p>When the BREAK bit is set, it causes transmission of a continuous space. Because the XMIT RDY flag continues to function normally, the duration of a break can be timed by the pseudo-transmission of a number of characters. Therefore, because the transmitter section of the UART is double buffered, a null character (all 0s) should precede transmission of the break to ensure that the previous character clears the line. In a similar manner, the final pseudo-transmitted character in the break should be a null.</p>			
SIZE	CODE	NUMBER	REV
A	3	DLV11-F-2	1
SHEET 18 OF 25			

DEC FORM NO. 41-11222 (REV. 10-70)  
DPA 108



DEC FORM NO. 41-11222 (REV. 10-70)  
DPA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE DLV11-F ENGINEERING SPECIFICATION			
8.2 Logic Description			
8.2.1 Bus Interface			
<p>The bus interface is comprised partly of DC225 transceiver chips. These chips contain bus transceivers that connect the DDL lines with the internal tri-state bidirectional bus. This chip also provides jumper inputs for address selection and asserts a MATCH if open collector output signal when there is an address match. These chips also contain jumper inputs for vector address selection that allow the vector to be asserted on the DDL lines of the bus.</p>			
8.2.2 Interrupt Logic			
<p>The interrupt logic provides for two interrupts, A and B, with A having the highest priority. Part A services the receiver interrupts and Part B services the transmitter interrupts.</p>			
8.2.3 Control Logic			
<p>The major portion of the control logic is provided by the DC224 protocol chip. The protocol chip receives DDL, DOUT, DRYNC, DWTUT and issues DAPV. It also generates outputs which of the three least significant DDL lines indicating which of the on-board registers are being addressed. It also indicates which byte or bytes are being operated on and whether the transaction is a DYN or DOUT.</p>			
8.2.4 Status Registers			
<p>There are two status registers on the module, a receiver status register and a transmitter status register. Information is fed to the flip-flops comprising the status registers via the tri-state DAT bus. Information is read from the registers also through this same DAT bus.</p>			
8.2.5 Data Buffers			
<p>The data buffers are comprised of a Universal Asynchronous Receiver/Transmitter (UART). The UART accepts parallel data and serializes it with start bits and stop bits for transmitter operations. It also accepts serial data and changes it in parallel form for receiver operations.</p>			
8.2.6 Baud Rate Control			
<p>The baud rate is jumper selectable or program selectable over the range 50 - 19200 baud. The circuit</p>			
SIZE	CODE	NUMBER	REV
A	1	DLV11-F-2	1
SHEET 20 OF 25			

DEC FORM NO. 41-11222 (REV. 10-70)  
DPA 108







ENGINEERING SPECIFICATION		CONTINUATION SHEET																													
TITLE DLV11-F ENGINEERING SPECIFICATION																															
<p><b>7.0 PROGRAMMING SPECIFICATION</b></p> <p>All software control of the DLV11-F Synchronous Line Interface is performed by means of four device registers. These registers are in sequential addresses and can be read or loaded (with the exceptions noted) using any LSI-11 instruction referring to their addresses.</p> <p>Figures 2 through 5 show the bit assignments for the four device registers.</p> <p>The reserved and write only bits are always read as 0s (with the exception of the Transmitter Buffer Register). Loading reserved or read only bits has no effect on the bit position. The mnemonic INIT refers to the initialization signal issued by the processor. Initialization is caused by issuing a programed RESET instruction or the occurrence of a power-up or power-down condition of the processor power supply.</p> <p>In the following descriptions, "transmitter" refers to those registers and bits involved in accepting a parallel character from the LSI-11 Bus for serial transmission to the external device; "receiver" refers to those registers and bits involved with receiving serial information from the external device for parallel transfer to the LSI-11 Bus.</p> <p><b>7.1 Device Registers</b></p> <p><b>7.1.1 Receiver Status Register</b></p> <table border="1"> <tr> <td>RESERVED</td> <td>RCVR INT ENB</td> <td>RCVR DONE</td> <td>RCVR INT END</td> <td>RESERVED</td> <td>RDR END</td> </tr> <tr> <td>15-12</td> <td>11</td> <td>7</td> <td>6</td> <td>5-3</td> <td>2-0</td> </tr> </table> <p><b>FIGURE 2 RECEIVER STATUS REGISTER (RCVR) - BIT ASSIGNMENTS</b></p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Name</th> <th>Meaning and Operation</th> </tr> </thead> <tbody> <tr> <td>15-12 RESERVED</td> <td></td> <td>Not applicable. Read as 0s.</td> </tr> <tr> <td>11</td> <td>RCVR ACT (Receiver Active)</td> <td>When set, this bit indicates that the DLV11-F interface receiver is active. The bit is set at the center of the START bit which is the beginning of the input serial data from the device and is cleared by the leading edge of RCVR DONE.</td> </tr> </tbody> </table> <p>*Bits in the Transmitter Buffer are undefined when used.</p> <table border="1"> <tr> <td>SIZE</td> <td>CODE</td> <td>NUMBER</td> <td>REV</td> </tr> <tr> <td>A</td> <td></td> <td>1</td> <td>1</td> </tr> </table> <p>DEC FORM NO. 64-00022 (REV. 10/78) DLA 108</p>			RESERVED	RCVR INT ENB	RCVR DONE	RCVR INT END	RESERVED	RDR END	15-12	11	7	6	5-3	2-0	Bit	Name	Meaning and Operation	15-12 RESERVED		Not applicable. Read as 0s.	11	RCVR ACT (Receiver Active)	When set, this bit indicates that the DLV11-F interface receiver is active. The bit is set at the center of the START bit which is the beginning of the input serial data from the device and is cleared by the leading edge of RCVR DONE.	SIZE	CODE	NUMBER	REV	A		1	1
RESERVED	RCVR INT ENB	RCVR DONE	RCVR INT END	RESERVED	RDR END																										
15-12	11	7	6	5-3	2-0																										
Bit	Name	Meaning and Operation																													
15-12 RESERVED		Not applicable. Read as 0s.																													
11	RCVR ACT (Receiver Active)	When set, this bit indicates that the DLV11-F interface receiver is active. The bit is set at the center of the START bit which is the beginning of the input serial data from the device and is cleared by the leading edge of RCVR DONE.																													
SIZE	CODE	NUMBER	REV																												
A		1	1																												

ENGINEERING SPECIFICATION		CONTINUATION SHEET																				
TITLE DLV11-F ENGINEERING SPECIFICATION																						
<p><b>Bit Name Meaning and Operation</b></p> <p>Read only bit; cleared by INIT.</p> <p>10-8 RESERVED Not applicable. Read as 0s.</p> <p>7 RCVR DONE (Receiver Done) This bit is set when an entire character has been received and is ready for transfer to the LSI-11 Bus. When set, initiates an interrupt sequence provided RCVR INT END (bit 6) is also set.</p> <p>Cleared whenever the receiver buffer (RCVR) is addressed or whenever RDR END (bit 0) is set.</p> <p>Read only bit. Cleared by INIT.</p> <p>6 RCVR INT ENB (Receiver Interrupt Enable) When set, allows an interrupt sequence to start when RCVR DONE (bit 7) sets.</p> <p>Read/write bit; cleared by INIT.</p> <p>5-3 RESERVED Not applicable. Read as 0s.</p> <p>2 RDR END (Reader Enable) When set, this bit advances the paper tape reader in DEC modified TTY units and clears the RCVR DONE bit (bit 7).</p> <p>This bit is cleared at the middle of a START bit which is the beginning of the serial input from an external device. Also cleared by INIT.</p> <p>Write only bit.</p> <p><b>7.1.2 Receiver Buffer Register</b></p> <table border="1"> <tr> <td>TRANSMITTED DATA BYTS</td> <td>RESERVED</td> <td>RECEIVED DATA BYTS</td> </tr> <tr> <td>15-12</td> <td>11-8</td> <td>7-0</td> </tr> </table> <p><b>FIGURE 3 RECEIVER BUFFER REGISTER (RBUF) - BIT ASSIGNMENTS</b></p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Name</th> <th>Meaning and Operation</th> </tr> </thead> <tbody> <tr> <td>15</td> <td>ERROR</td> <td>Used to indicate that an error condition is present. This bit is the logical OR</td> </tr> </tbody> </table> <table border="1"> <tr> <td>SIZE</td> <td>CODE</td> <td>NUMBER</td> <td>REV</td> </tr> <tr> <td>A</td> <td></td> <td>1</td> <td>1</td> </tr> </table> <p>DEC FORM NO. 64-00022 (REV. 10/78) DLA 108</p>			TRANSMITTED DATA BYTS	RESERVED	RECEIVED DATA BYTS	15-12	11-8	7-0	Bit	Name	Meaning and Operation	15	ERROR	Used to indicate that an error condition is present. This bit is the logical OR	SIZE	CODE	NUMBER	REV	A		1	1
TRANSMITTED DATA BYTS	RESERVED	RECEIVED DATA BYTS																				
15-12	11-8	7-0																				
Bit	Name	Meaning and Operation																				
15	ERROR	Used to indicate that an error condition is present. This bit is the logical OR																				
SIZE	CODE	NUMBER	REV																			
A		1	1																			

ENGINEERING SPECIFICATION		CONTINUATION SHEET								
TITLE DLV11-F ENGINEERING SPECIFICATION										
<p><b>Bit Name Meaning and Operation</b></p> <p>of CR ERR, PP ERR, and P ERR (bits 14, 13, and 12 respectively). Whenever one of these bits is set, it causes ERROR to set. This bit is not connected to the interrupt logic.</p> <p>Read only bit. Cleared by removing the error producing condition. Cleared by INIT.</p> <p><b>NOTE:</b> ERROR indications remain present until the next character is received, at which time the error bits are updated.</p> <p>14 CR ERR (Character Error) When set, indicates that reading of the previously received character was not completed (RCVR DONE not cleared) prior to receiving a new character.</p> <p>Read only bit. Cleared by INIT.</p> <p>13 PP ERR (Parity Error) When set, indicates that the character that was read had no valid STOP bit.</p> <p>Read only bit. Cleared by INIT.</p> <p>12 P ERR (Parity Error) When set, indicates that the parity received does not agree with the expected parity.</p> <p>This bit is always 0 if no parity is selected.</p> <p>Read only bit. Cleared by INIT.</p> <p>11-8 RESERVED Not applicable. Read as 0s.</p> <p>7-0 RECEIVED DATA BYTS Holds the character just read. If less than eight bits are selected, then the buffer is right justified to the least significant bit positions. In this case, the higher unused bit or bits read as 0s.</p> <p>Read only bits, not cleared by INIT.</p> <table border="1"> <tr> <td>SIZE</td> <td>CODE</td> <td>NUMBER</td> <td>REV</td> </tr> <tr> <td>A</td> <td></td> <td>1</td> <td>1</td> </tr> </table> <p>DEC FORM NO. 64-00022 (REV. 10/78) DLA 108</p>			SIZE	CODE	NUMBER	REV	A		1	1
SIZE	CODE	NUMBER	REV							
A		1	1							

ENGINEERING SPECIFICATION		CONTINUATION SHEET																																												
TITLE DLV11-F ENGINEERING SPECIFICATION																																														
<p><b>7.1.3 Transmitter Status Register</b></p> <table border="1"> <tr> <td>PROGRAMMABLE BAUD RATE SELECT</td> <td>RCVR INT ENB</td> <td>RCVR DONE</td> <td>RCVR INT END</td> <td>RCVR ACT</td> <td>RCVR</td> </tr> <tr> <td>15-12</td> <td>11</td> <td>7</td> <td>6</td> <td>5-3</td> <td>2-0</td> </tr> </table> <p><b>FIGURE 4 TRANSMITTER STATUS REGISTER (XCSR) - BIT ASSIGNMENTS</b></p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Name</th> <th>Meaning and Operation</th> </tr> </thead> <tbody> <tr> <td>15-12</td> <td>PBR SEL (Programmable Baud Rate Select)</td> <td>When set, these bits choose a baud rate from 50 - 19200 baud. See TABLE 1.</td> </tr> <tr> <td>11</td> <td>PBR ENB (Programmable Baud Rate Enable)</td> <td>Write only bit; read as 0s. Not cleared by INIT.</td> </tr> <tr> <td>10-8</td> <td>RESERVED</td> <td>Not applicable. Read as 0s.</td> </tr> <tr> <td>7</td> <td>XMIT RDY (Transmitter Ready)</td> <td>This bit is set when the transmitter buffer (XBUF) can accept another character. When set, it initiates an interrupt sequence provided XMIT INT ENB (bit 6) is also set.</td> </tr> <tr> <td>6</td> <td>XMIT INT ENB (Transmitter Interrupt Enable)</td> <td>Ready only bit. Set by INIT. Cleared by loading the transmitter buffer.</td> </tr> <tr> <td>5-3</td> <td>RESERVED</td> <td>Not applicable. Read as 0s.</td> </tr> <tr> <td>2</td> <td>MAINT (Maintenance)</td> <td>Used for maintenance function. When set, connects the transmitter serial output to the receiver serial input while disconnecting the external device from the receiver serial input. It also forces the receiver to run at transmitter baud rate speed.</td> </tr> </tbody> </table> <p>Read/write bit; cleared by INIT.</p> <table border="1"> <tr> <td>SIZE</td> <td>CODE</td> <td>NUMBER</td> <td>REV</td> </tr> <tr> <td>A</td> <td></td> <td>1</td> <td>1</td> </tr> </table> <p>DEC FORM NO. 64-00022 (REV. 10/78) DLA 108</p>			PROGRAMMABLE BAUD RATE SELECT	RCVR INT ENB	RCVR DONE	RCVR INT END	RCVR ACT	RCVR	15-12	11	7	6	5-3	2-0	Bit	Name	Meaning and Operation	15-12	PBR SEL (Programmable Baud Rate Select)	When set, these bits choose a baud rate from 50 - 19200 baud. See TABLE 1.	11	PBR ENB (Programmable Baud Rate Enable)	Write only bit; read as 0s. Not cleared by INIT.	10-8	RESERVED	Not applicable. Read as 0s.	7	XMIT RDY (Transmitter Ready)	This bit is set when the transmitter buffer (XBUF) can accept another character. When set, it initiates an interrupt sequence provided XMIT INT ENB (bit 6) is also set.	6	XMIT INT ENB (Transmitter Interrupt Enable)	Ready only bit. Set by INIT. Cleared by loading the transmitter buffer.	5-3	RESERVED	Not applicable. Read as 0s.	2	MAINT (Maintenance)	Used for maintenance function. When set, connects the transmitter serial output to the receiver serial input while disconnecting the external device from the receiver serial input. It also forces the receiver to run at transmitter baud rate speed.	SIZE	CODE	NUMBER	REV	A		1	1
PROGRAMMABLE BAUD RATE SELECT	RCVR INT ENB	RCVR DONE	RCVR INT END	RCVR ACT	RCVR																																									
15-12	11	7	6	5-3	2-0																																									
Bit	Name	Meaning and Operation																																												
15-12	PBR SEL (Programmable Baud Rate Select)	When set, these bits choose a baud rate from 50 - 19200 baud. See TABLE 1.																																												
11	PBR ENB (Programmable Baud Rate Enable)	Write only bit; read as 0s. Not cleared by INIT.																																												
10-8	RESERVED	Not applicable. Read as 0s.																																												
7	XMIT RDY (Transmitter Ready)	This bit is set when the transmitter buffer (XBUF) can accept another character. When set, it initiates an interrupt sequence provided XMIT INT ENB (bit 6) is also set.																																												
6	XMIT INT ENB (Transmitter Interrupt Enable)	Ready only bit. Set by INIT. Cleared by loading the transmitter buffer.																																												
5-3	RESERVED	Not applicable. Read as 0s.																																												
2	MAINT (Maintenance)	Used for maintenance function. When set, connects the transmitter serial output to the receiver serial input while disconnecting the external device from the receiver serial input. It also forces the receiver to run at transmitter baud rate speed.																																												
SIZE	CODE	NUMBER	REV																																											
A		1	1																																											







ENGINEERING SPECIFICATION		CONTINUATION SHEET																				
TITLE		DLVII-F ENGINEERING SPECIFICATION																				
6.0 CONFIGURATIONS																						
6.1 <u>Jumper Definitions</u>																						
<u>Jumper</u>	<u>Definition</u>																					
A3-A12	Jumpers inserted will provide a match with the corresponding bus Address bit. Selectable from 16000x to 17777x.																					
V3-VF	Jumper inserted will assert the corresponding Vector address bit of the LSI-11 Bus. Selectable from 00x to 77..																					
RP-R3	UART Receiver and Transmitter baud rate select jumpers during common speed operation.  UART Receiver only baud rate select jumpers during split speed. See Table 1.																					
TP-T3	UART Transmitter baud rate select jumpers during split speed operation and when the Maintenance bit is set. See Table 1.																					
DG	Jumper inserted to enable first Generation.																					
P	Jumper inserted for Parity generation by the UART. (Odd or even parity is selected by the -E jumper.)																					
-E	Jumper removed for Even parity and inserted for odd parity. (Receiver checks for appropriate parity and transmitter inserts the appropriate parity.)																					
1, 2	Selects desired number of data bits. (I = Inserted, R = Removed).																					
	<table><tr><td></td><td>2</td><td>1</td><td>No. of Data Bits</td></tr><tr><td>I</td><td>I</td><td>I</td><td>5</td></tr><tr><td>I</td><td>R</td><td>I</td><td>6</td></tr><tr><td>R</td><td>I</td><td>I</td><td>7</td></tr><tr><td>R</td><td>R</td><td>I</td><td>8</td></tr></table>		2	1	No. of Data Bits	I	I	I	5	I	R	I	6	R	I	I	7	R	R	I	8	
	2	1	No. of Data Bits																			
I	I	I	5																			
I	R	I	6																			
R	I	I	7																			
R	R	I	8																			
C, C1	Jumpers inserted for Common speed operation on UART Receiver and Transmitter clocks. (Note that jumpers S and S1 must be removed.)																					
S, F1	Jumpers inserted for Split speed operation on UART Receiver and Transmitter clocks. (Note that jumpers C and C1 must be removed.)																					
SIZE		CODE																				
A		P																				
		NUMBER																				
		DLVII-F																				

SLC FORM NO. ENR1022 (REV. 10-1981)  
DRA 104

SHEET 11 OF 25

ENGINEERING SPECIFICATION		CONTINUATION SHEET
TITLE		DLVII-F ENGINEERING SPECIFICATION
Jumper	Definition	
PD	Jumper inserted to enable Programmable Baud Rate.	
N	Jumper inserted will assert the B HALC L on all received Framing Errors except when Maintenance bit is set.	
B, -B	B jumper inserted to assert B BCLK L on all received Framing Errors except when the Maintenance bit is set. (-B jumper must be removed.)	
2A, 2A, 3A	Jumpers inserted make the 20mA Current Loop receiver active. (Jumpers 1P and 2P must be removed.)	
1P, 2P	Jumpers inserted make the 20mA Current Loop receiver passive. (Jumpers 1A, 2A and 3A must be removed.)	
4A, 5A	Jumpers inserted make the 20mA Current Loop transmitter active. (Jumpers 3P and 4P must be removed.)	
3P, 4P	Jumpers inserted make the 20mA Current Loop transmitter passive. (Jumpers 4A and 5A must be removed.)	
-EP	Jumper removed enables the UART Error Flags to be read in the high byte of the Receiver Buffer.	
MT	Jumper inserted to enable operation of the Maintenance bit (TCSR bit 2).	
M, M1	Manufacturing use only.	
NOTE: Jumpers are labelled to indicate whether they are inserted or removed to enable their corresponding features.		
(No additional marking) - Jumper inserted to enable feature.		
("R" marking) - Jumper removed to enable feature.		
SIZE	CODE	NUMBER
A	P	DLVII-F

SLC FORM NO. ENR1022 (REV. 10-1981)  
DRA 104

SHEET 12 OF 25

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DLVII-F ENGINEERING SPECIFICATION

TABLE 1

UART BAUD RATE SELECTIONS

	Bit	Bit	Bit	Bit	Bit	
Program Control (TCSR)	15	14	13	12	11 (See Note 1)	
Receive Jumpers	R3	R2	R1	RP		Baud Rate
Transmit Jumpers	T3	T2	T1	TP		
	I	I	I	I		50
	I	I	I	R		75
	I	I	R	I		110
	I	I	R	R		134.5
	I	R	I	I		150
	I	R	I	R		300
	I	R	R	I		600
	I	R	R	R		1200
	R	I	I	I		1800
	R	I	I	R		2400
	R	I	R	I		3600
	R	R	I	I		4800
	R	R	I	R		7200
	R	R	R	I		9600
	R	R	R	R		19200 (See Note 2)

I = Jumper Inserted = Program Bit Cleared

R = Jumper Removed = Program Bit Set

NOTE 1: Bit 11 of the TCSR (Write Only Bit) must also be set in order to select a new Baud Rate under program control. Also, jumper PD must be inserted to enable Baud Rate selection under program control.

NOTE 2: At 19.2K baud, actual clock frequency is 316.6 KHz (3.125% error).

SIZE	CODE	NUMBER
A	P	DLVII-F

SLC FORM NO. ENR1022 (REV. 10-1981)  
DRA 104

SHEET 11 OF 25

ENGINEERING SPECIFICATION		CONTINUATION SHEET
TITLE		DLVII-F ENGINEERING SPECIFICATION
6.2 Cable Configuration Example		
FIGURE 1 illustrates the method of connecting cables between the DLVII-F and associated external devices.		
FIGURE 1		
CURRENT LOOP MODE		
EIA "DATA LEADS ONLY" MODE		
SIZE	CODE	NUMBER
A	P	DLVII-F

SLC FORM NO. ENR1022 (REV. 10-1981)  
DRA 104

SHEET 12 OF 25





ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DLVII-P ENGINEERING SPECIFICATION			
3.0 APPLICABLE DOCUMENTS			
EIA Standard (RS-232-C)			
D-C6-R8017			
A-W-2913040 (DC005)			
A-PS-1912729 (DC004)			
A-PS-1912730 (DC003)			
A-PS-2112623 (5016)			
DEC Std. 160 (LST-11 Bus Specification)			
DEC Std. 102 (Computer Environment Std.)			
SIZE	CODE	NUMBER	REV
A			
SHEET 1 OF 25			

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DLVII-P ENGINEERING SPECIFICATION			
4.0 POWER REQUIREMENTS			
	AMPS		WATTS
	TYP	MAX	TYP
+5 Volt $\pm$ 5%	1.0 Amps	1.5 Amps	5W
+12 Volt $\pm$ 3%	150mA	230mA	1.8W
			2.4W
SIZE	CODE	NUMBER	REV
A			
SHEET 6 OF 25			

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE: DLVII-P ENGINEERING SPECIFICATION			
5.0 EXTERNAL CONNECTIONS			
5.1 DLVII-P Edge Connector Pinning			
45	AA2	BIRO L	AL2
	AA2		
412	AD2	BRPLY L	AF2
	AP2		
BDCT	AU2		
BDAL 8 L	AV2	BSYNC I	AJ2
BDAL 1 L	BE2		
BDAL 2 L	BF2	CND	AC2
BDAL 3 L	BH2	CND	AT1
BDAL 4 L	BJ2		
BDAL 5 L	BK2		
BDAL 6 L	BL2	CND	BC2
BDAL 7 L	BM2	BDCK M	BA1
BDAL 8 L	BN2		
BDAL 9 L	BP2	CND	BT1
BDAL 10 L	BQ2	MSPAR: A -12V	AK1
BDAL 11 L	BR2	MSPAR: A -12V	AL1
BDAL 12 L	BS2	MSPAR: B	BK1
BDAL 13 L	BT2	MSPAR: B (EXT	BL1
BDAL 14 L	BU2	R CLK)	
BDAL 15 L	BV2		
BDIN L	AW2	SEPAR: 3 (EXT	BU1
BDOUT L	AX2	T CLK)	
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		
BDHALT L	AK2		
BDHALT L	AL2		
BDHALT L	AM2		
BDHALT L	AN2		
BDHALT L	AO2		
BDHALT L	AP2		
BDHALT L	AQ2		
BDHALT L	AR2		
BDHALT L	AS2		
BDHALT L	AT2		
BDHALT L	AU2		
BDHALT L	AV2		
BDHALT L	AW2		
BDHALT L	AX2		
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		
BDHALT L	AK2		
BDHALT L	AL2		
BDHALT L	AM2		
BDHALT L	AN2		
BDHALT L	AO2		
BDHALT L	AP2		
BDHALT L	AQ2		
BDHALT L	AR2		
BDHALT L	AS2		
BDHALT L	AT2		
BDHALT L	AU2		
BDHALT L	AV2		
BDHALT L	AW2		
BDHALT L	AX2		
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		
BDHALT L	AK2		
BDHALT L	AL2		
BDHALT L	AM2		
BDHALT L	AN2		
BDHALT L	AO2		
BDHALT L	AP2		
BDHALT L	AQ2		
BDHALT L	AR2		
BDHALT L	AS2		
BDHALT L	AT2		
BDHALT L	AU2		
BDHALT L	AV2		
BDHALT L	AW2		
BDHALT L	AX2		
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		
BDHALT L	AK2		
BDHALT L	AL2		
BDHALT L	AM2		
BDHALT L	AN2		
BDHALT L	AO2		
BDHALT L	AP2		
BDHALT L	AQ2		
BDHALT L	AR2		
BDHALT L	AS2		
BDHALT L	AT2		
BDHALT L	AU2		
BDHALT L	AV2		
BDHALT L	AW2		
BDHALT L	AX2		
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		
BDHALT L	AK2		
BDHALT L	AL2		
BDHALT L	AM2		
BDHALT L	AN2		
BDHALT L	AO2		
BDHALT L	AP2		
BDHALT L	AQ2		
BDHALT L	AR2		
BDHALT L	AS2		
BDHALT L	AT2		
BDHALT L	AU2		
BDHALT L	AV2		
BDHALT L	AW2		
BDHALT L	AX2		
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		
BDHALT L	AK2		
BDHALT L	AL2		
BDHALT L	AM2		
BDHALT L	AN2		
BDHALT L	AO2		
BDHALT L	AP2		
BDHALT L	AQ2		
BDHALT L	AR2		
BDHALT L	AS2		
BDHALT L	AT2		
BDHALT L	AU2		
BDHALT L	AV2		
BDHALT L	AW2		
BDHALT L	AX2		
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		
BDHALT L	AK2		
BDHALT L	AL2		
BDHALT L	AM2		
BDHALT L	AN2		
BDHALT L	AO2		
BDHALT L	AP2		
BDHALT L	AQ2		
BDHALT L	AR2		
BDHALT L	AS2		
BDHALT L	AT2		
BDHALT L	AU2		
BDHALT L	AV2		
BDHALT L	AW2		
BDHALT L	AX2		
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		
BDHALT L	AK2		
BDHALT L	AL2		
BDHALT L	AM2		
BDHALT L	AN2		
BDHALT L	AO2		
BDHALT L	AP2		
BDHALT L	AQ2		
BDHALT L	AR2		
BDHALT L	AS2		
BDHALT L	AT2		
BDHALT L	AU2		
BDHALT L	AV2		
BDHALT L	AW2		
BDHALT L	AX2		
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		
BDHALT L	AK2		
BDHALT L	AL2		
BDHALT L	AM2		
BDHALT L	AN2		
BDHALT L	AO2		
BDHALT L	AP2		
BDHALT L	AQ2		
BDHALT L	AR2		
BDHALT L	AS2		
BDHALT L	AT2		
BDHALT L	AU2		
BDHALT L	AV2		
BDHALT L	AW2		
BDHALT L	AX2		
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		
BDHALT L	AK2		
BDHALT L	AL2		
BDHALT L	AM2		
BDHALT L	AN2		
BDHALT L	AO2		
BDHALT L	AP2		
BDHALT L	AQ2		
BDHALT L	AR2		
BDHALT L	AS2		
BDHALT L	AT2		
BDHALT L	AU2		
BDHALT L	AV2		
BDHALT L	AW2		
BDHALT L	AX2		
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		
BDHALT L	AK2		
BDHALT L	AL2		
BDHALT L	AM2		
BDHALT L	AN2		
BDHALT L	AO2		
BDHALT L	AP2		
BDHALT L	AQ2		
BDHALT L	AR2		
BDHALT L	AS2		
BDHALT L	AT2		
BDHALT L	AU2		
BDHALT L	AV2		
BDHALT L	AW2		
BDHALT L	AX2		
BDHALT L	AY2		
BDHALT L	AZ2		
BDHALT L	AA2		
BDHALT L	AB2		
BDHALT L	AC2		
BDHALT L	AD2		
BDHALT L	AE2		
BDHALT L	AF2		
BDHALT L	AG2		
BDHALT L	AH2		
BDHALT L	AI2		
BDHALT L	AJ2		





ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE		DLVII-F ENGINEERING SPECIFICATION	
<p>1.0 SCOPE</p> <p>The scope of this document is to present the description and specification for the DLVII-F (F2018 Asynchronous Line Interface. It describes the DLVII-F both physically and functionally.</p>			
SIZE	A	FIG	NUMBER
			DLVII-F-2
			REV

<b>ENGINEERING SPECIFICATION</b>		<b>CONTINUATION SHEET</b>				
<b>TITLE</b>	<b>DLVII-F ENGINEERING SPECIFICATION</b>					
<p><b>2.0 GENERAL DESCRIPTION</b></p> <p>The DLVII-F is an interface between an asynchronous serial line and the LSI-11 Bus. The LSI-11 Bus circuitry is designed in accordance with DEC Std 160, "LSI-11 Bus Specification". All circuitry is housed on one dual extended height module (MCU28) and mounts in any standard LSI-11 backplane. The DLVII-F supports the following two modes of operation:</p> <ol style="list-style-type: none"> <li>1. Current Loop Mode           <p>20mA current loop circuits are supplied to the external device via a female MATE-N-LOCK connector when used with the BC05R-XX cable.</p> </li> <li>2. EIA "Data Leads Only" Mode           <p>EIA drivers and receivers are supplied to the external device via a male DB25 connector used with the BC01V-XX cable.</p> </li> </ol>						
DEC FORM NO 501-01022 (6/77) (1311)		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 25%;">SIZE <b>A</b></td> <td style="width: 25%;">CODE TP</td> <td style="width: 25%;">NUMBER DLVII-F-1</td> <td style="width: 25%;">REV 1</td> </tr> </table>	SIZE <b>A</b>	CODE TP	NUMBER DLVII-F-1	REV 1
SIZE <b>A</b>	CODE TP	NUMBER DLVII-F-1	REV 1			
		SHEET 1 OF 5				





Brücken

Brücke	Bed	Stellung	Std	Anw	Brücke	Bed	Stellung	Std	Anw	Brücke	Bed	Stellung	Std	Anw
A12	u s s u l p	x-0 x-1	x		A6	Ad	R J	x		C1	Konsole auf	x-0 x-1	x	
A11		x-0 x-1	x		A5		x-0 x-1	x		C2	CH3	x-0 x-1	x	
A10		x-0 x-1	x		V7	Vec	R J	x		Break Beakt. CH3	Jnh. Halt 300t	R x-H x-B	x	
A9		x-0 x-1	x		V6		R J	x						
A8		x-0 x-1	x		V5		x-0 x-1	x		R10	Impulsformung bei V24 je nach Daud- rate (Tabelle)		120k 120k	
A7		R J	x		M	Konsole	R J	x		R23				

Std. - Adr	177.500	Anw. - Adr :	Std. - Vec :	300	Anw. - Vec :

Einstellung je Kanal		Ø			1			2			3		
Brücke	Bedeutung	Stellung	Std	Anw	Stellung	Std	Anw	Stellung	Std	Anw	Stellung	Std	Anw
0	150 bd	0-U			1-U			2-U			3-U		
1	300 bd	0-T			1-T			2-T			3-T		
2	600 bd	0-V			1-V			2-V			3-V		
3	1,2 kbd	0-W			1-W			2-W			3-W		
4	2,4 kbd	0-Y			1-Y			2-Y			3-Y		
5	4,8 kbd	0-L			1-L			2-L			3-L		
6	9,6 kbd	0-N	x		1-N	x		2-N	x		3-N	x	
7	19,2 kbd	0-K			1-K			2-K			3-K		
8	38,4 kbd	0-Z			1-Z			2-Z			3-Z		
D	7 Datenbits	x-0			x-0			x-0			x-0		
	8 Datenbits	x-1	x		x-1	x		x-1	x		x-1	x	
S	1 Stop Bit	x-0			x-0			x-0			x-0		
	2 Stop Bits	x-1	x		x-1	x		x-1	x		x-1	x	
P	Parity enable	x-0			x-0			x-0			x-0		
	Parity inhibit	x-1	x		x-1	x		x-1	x		x-1	x	
E	Odd Parity	x-0			x-0			x-0			x-0		
	Even Parity	x-1	x		x-1	x		x-1	x		x-1	x	
M+N	EIA RS 422	x-2			x-2			x-2			x-2		
TERM	100 Ω	100 Ω			100 Ω			100 Ω			100 Ω		
M+N	V24	x-3			x-3			x-3			x-3		
M	20mA	x-3	x		x-3	x		x-3	x		x-3	x	
N	900.6M mit 900.6M	x-R	x		x-R	x		x-R	x		x-R	x	

R - entfernt

J = eingesetzt




Tabelle für  
R10 (CH $\Phi$ +1)  
R23 (CH $\Phi$ +3)

1MΩ  
20 kΩ  
30 kΩ  
00 kΩ  
20 kΩ  
51 kΩ  
22 kΩ

Diese Zeichnung ist unser Eigentum. Vervielfältigung, unbefugte Verwertung, Mitteilung an andere ist strafbar und schadenersatzpflichtig.

		Fremdwörter	Name	Matrikelnr.	Anwendung:	Standard: Bildschirm-Terminals (3=Konsole)
		78	Tag 27.10. Monat Gen Jahr Platz	Namen <i>Kaiser</i> <i>H.K.</i>	Einstell - Tabelle für DLV 11 - J ( M8043 )	
Q	369	C-1218	IWA		B 900 . 610 . 3	
Anderer/n	Tag	Name				



